

# Contents

<b>Forword</b>	vii
<b>Preface</b>	xi
<b>Chapter 1 BSIM and IC Simulation</b>	<b>1</b>
1.1 Circuit Simulation and Compact Models	1
1.2 BSIM – The Beginning	1
1.3 BSIM3 – A Compact Model Based on New MOSFET Physics	3
1.4 BSIM3v3 – World’s First MOSFET Standard Model	5
1.5 BSIM4 – Aimed for 130nm Down to 20nm Nodes	6
1.6 BSIM SOI	7
1.7 Impact of BSIM	7
1.8 Looking Towards the Future – The Multi-Gate MOSFET Model	8
1.9 The Intent of This Book	8
References	9
<b>Chapter 2 Fundamental MOSFET Physical Effects and Their Models for BSIM4</b>	<b>13</b>
2.1 Introduction and Chapter Objectives	13
2.2 Gate and Channel Geometries and Materials	14
2.2.1 Gate and Channel Lengths and Widths	14
2.2.2 Model Card and Parameter Binning	16
2.2.3 Gate Stack and Substrate Material Model Options	18
2.3 Temperature-Dependence Model Options	21
2.4 Threshold Voltage	22
2.4.1 Long Channel with Uniform Substrate Doping	22
2.4.2 Short-Channel Effect: Vth Roll-Off and Drain Bias Effects	25
2.4.3 Narrow-Width Effects	31
2.4.4 Non-Uniform Substrate Doping	32
2.4.4.1 Non-Uniform Vertical Doping	33
2.4.4.2 Non-Uniform Lateral Doping: Pocket Implants	36
2.4.5 Vth Temperature Dependence	39
2.4.6 BSIM4 Vth Equation	40
2.5 Poly-Silicon Gate Depletion	42
2.6 Bulk-Charge Effects	45

2.7	LDD Resistances	46
2.8	Finite Charge Thickness	51
2.9	Effective Mobility	53
2.10	Layout-Dependent Effects: Mechanical Stress and Proximity Effects	58
2.11	Chapter Summary	66
2.12	Parameter Table	66
	References	85

### **Chapter 3 Channel DC Current and Output Resistance 87**

3.1	Introduction and Chapter Objectives	87
3.2	Channel Current Theory	88
3.3	Single Continuous Channel Charge Model	89
3.4	Channel Current in Subthreshold and Linear Operations	93
3.5	Velocity Saturation and Velocity Overshoot	95
3.6	Output Resistance in Saturation Region	98
	3.6.1 CLM: Channel Length Modulation	100
	3.6.2 DIBL: Drain-Induced Barrier Lowering	103
	3.6.3 DITS: Drain-Induced Threshold Voltage Shift Due to Non-Uniform Doping	104
	3.6.4 SCBE: Substrate Current Induced Body-Bias Effect	105
	3.6.5 Channel Current Model for All Regions of Operation	106
3.7	Source-End Velocity Limit	107
3.8	Chapter Summary	108
3.9	Parameter Table	109
	References	113

### **Chapter 4 Gate Direct-Tunneling and Body Currents 115**

4.1	Introduction and Chapter Objectives	115
4.2	Gate Direct-Tunneling Current Theory and Model	116
	4.2.1 Tunneling Mechanisms and Current Components	116
	4.2.2 Gate Oxide Voltage	120
	4.2.3 Gate-Body Tunneling Current $I_{gb}$	121
	4.2.4 Gate-Source/Drain Tunneling Through Overlap Regions	123
	4.2.5 Gate-Channel Tunneling Current	125
	4.2.5.1 $I_{gc0}$ : The $V_{ds} = 0$ Bias Scenario	125
	4.2.5.2 $I_{gcs}$ and $I_{gcd}$ Partitioning: The Non-Zero $V_{ds}$ Scenario	127
	4.2.6 Characterization and Parameter Extraction	137
4.3	Body Currents	138
	4.3.1 Impact Ionization	139
	4.3.2 Gate-Induced Source and Drain Leakage	143
4.4	Summary of BSIM4 Branch and Terminal DC Currents	147
4.5	Chapter Summary	148

4.6	Parameter Table	149
	References	152
<b>Chapter 5 Charge and Capacitance Models</b>		<b>155</b>
5.1	Introduction and Chapter Objectives	155
5.2	MOSFET Capacitance Theory	157
5.3	Intrinsic Charge and Capacitance Models	167
5.3.1	Charge-Thickness Model (CTM)	168
5.3.2	CAPMOD = 2 Charge Model Formulations	176
5.4	Fringing and Overlap Capacitances	180
5.4.1	Fringing Capacitances	180
5.4.2	Overlap Capacitances	181
5.5	Chapter Summary	183
5.6	Parameter Table	184
	References	186
<b>Chapter 6 Non-Quasi-Static and Parasitic Gate and Body Resistances</b>		<b>189</b>
6.1	Introduction and Chapter Objectives	189
6.2	Gate Electrode Resistance	190
6.3	Gate Intrinsic-Input Resistance for Non-Quasi-Static Modeling	193
6.4	Charge-Deficit Transient and AC NQS Models	201
6.4.1	Charge-Deficit Transient NQS Model	201
6.4.2	Charge-Deficit AC NQS Model	211
6.5	Body Resistance Network	214
6.5.1	RBODYMOD = 1: A Local Network	216
6.5.2	RBODYMOD = 2: A Scalable Network	218
6.5.2.1	The 5-R Model	219
6.5.2.2	The 3-R Model	224
6.5.2.3	The 1-R Model	225
6.6	Chapter Summary	226
6.7	Parameter Table	227
	References	233
<b>Chapter 7 Noise Models</b>		<b>235</b>
7.1	Introduction and Chapter Objectives	235
7.2	Noise Representations and Parameters	236
7.2.1	Noise and Power Spectral Intensity	236
7.2.2	SPICE Noise Representations	238
7.2.3	Noise Representation and Parameters of a Two-Port Network	239
7.3	BSIM4 Flicker Noise Models	246
7.3.1	The FNOIMOD = 0 Simple Flicker Noise Model	248

7.3.2	The FNOIMOD = 1 Physics-Based, Unified Flicker noise Model	248
7.4	BSIM4 Channel Thermal Noise Models	253
7.4.1	The TNOIMOD = 0 Charge-Based Model	254
7.4.2	The TNOIMOD = 1 Holistic Thermal Noise Model	255
7.5	Other Noise Sources	263
7.6	Chapter Summary	263
7.7	Parameter Table	264
	References	266

**Chapter 8 Source and Drain Parasitics:**

	<b>Layout-Dependence Model</b>	<b>269</b>
8.1	Introduction and Chapter Objectives	269
8.2	Connections of a Multi-Transistor Stack	270
8.3	Source and Drain of a Transistor With Multiple Gate Fingers	273
8.4	GEOMOD: The End-Source and End-Drain of a Multi-Finger Transistor	275
8.5	Source and Drain Area and Perimeter Calculation	276
8.6	Saturation Junction Leakage Current and Zero-Bias Capacitance Models	290
8.7	Source and Drain Contact Scenarios and Diffusion Resistances	292
8.8	RGEOMOD: Selecting A Source and Drain Contact Scenario for GEOMOD	296
8.9	Chapter Summary	298
8.10	Parameter Table	298

**Chapter 9 Junction Diode IV and CV Models** **303**

9.1	Introduction and Chapter Objectives	303
9.2	Physical Mechanisms of Diode DC Currents	303
9.2.1	Shockley-Read-Hall (SRH) Generation and Recombination	305
9.2.2	Trap-Assisted Tunneling (TAT)	307
9.2.3	Band-To-Band Tunneling (BTBT)	308
9.2.4	Diode Breakdown	309
9.3	BSIM4 Diode DC IV Model [4]	311
9.3.1	DIOMOD = 0	311
9.3.2	DIOMOD = 1	315
9.3.3	DIOMOD = 2	316
9.4	BSIM4 Junction Leakage Due to Trap-Assisted Tunneling [4]	321
9.5	BSIM4 Diode Charge and Capacitance [4]	322
9.5.1	BSIM4 Diode CV Model [4]	323
9.6	Diode Temperature-Dependence Model [4]	328
9.6.1	Temperature-Dependence Model for Diode IV	329
9.6.2	Diode CV Temperature-Dependence Model	332

## Contents

9.7	Chapter Summary	333
9.8	Parameter Table	333
	References	343
<b>Chapter 10 SPICE Implementation Example:</b>		
<b>The Methodology with BSIM4 Transient NQS</b>		<b>345</b>
10.1	Introduction and Chapter Objectives	345
10.2	Review of the Charge-Deficit Transient NQS Model	346
10.3	Time Discretization, Equation Linearization and Matrix Stamping	347
10.3.1	Discretization and Linearization of $i_{ch\_qs}(t)$	351
10.3.2	Stamping of $i_{ch\_qs}(t)$	356
10.3.3	Linearization of $i_{C_{tnqs}}(t)$	357
10.3.4	Stamping of $i_{C_{tnqs}}(t)$	357
10.3.5	Linearization of $i_{R_{tnqs}}(t)$	358
10.3.6	Stamping of $i_{R_{tnqs}}(t)$	360
10.3.7	Linearization of $i_g(t)$	361
10.3.8	Stamping of $i_g(t)$	363
10.3.9	Linearization of $i_d(t)$	363
10.3.10	Stamping of $i_d(t)$	366
10.3.11	Linearization of $i_s(t)$	368
10.3.12	Stamping of $i_s(t)$	371
10.4	Composite Stamps for Transient NQS Model	373
10.5	Bypass	375
10.6	Convergence Checking	382
10.7	Chapter Summary	385
	References	386
<b>Chapter 11 Multi-Gate Transistor Model</b>		
<b>Chapter 11 Multi-Gate Transistor Model</b>		<b>387</b>
11.1	Introduction and Chapter Objectives	387
11.2	Advantages of FinFETs Over Planar CMOS	388
11.3	BSIM-CMG	390
11.3.1	The Core Model: Surface Potential Modeling	390
11.3.2	Channel I-V Model	396
11.3.3	Charge and Capacitance Models	399
11.3.4	Modeling of Advanced Physical Effects	403
11.4	Model Validation	406
11.5	Chapter Summary	409
	References	409
	<b>Index</b>	<b>411</b>